## HP E 2448A

## Motorola 68360 (QUICC) Preprocessor Interface

For use with HP logic analyzers

The Hewlett-Packard E2448A preprocessor interface provides an easy way to connect an HP logic analyzer to a target system using the M otorola 68360 (QUICC) microprocessor. For example, all necessary clocks are passed through by the preprocessor to the logic analyzer, ensuring that data is captured at the correct time. In addition, software is shipped with the product that automatically configures the logic analyzer, generating labels for address, data, and status signals. Included with the software is a disassembler that displays execution traces in 68360 microprocessor mnemonics. Instructions that are prefetched but not executed are marked in the trace display, or can be suppressed entirely. Additionally, a 10-pin Background Debug Mode (BDM) connector provides connection to a BDM debugger.


EMBEDDED platinum developrr


## Key Specifications:

## Timing Analysis:

All M68360 signals, except for the PLL and crystal control signals, are connected to the logic analyzer directly for unbuffered timing analysis. The signals excluded are EXTAL, XFC, and XTAL.

## Pods Required:

The preprocessor uses 11 logic analyzer pods. Six are required for inverse assembly. An additional five are provided for state and timing analysis of additional signals on the microprocessor.

## Termination Adapters (TAs):

None are required, as the connectors are terminated on the preprocessor.

## Logic Analyzers Supported:

One-card HP 16550A in an HP 16500B mainframe for inverse assembly only, or a two-card HP 16550A for full state and timing analysis. In addition, the HP 1661A or HP 1660A are supported for inverse assembly only.

## Processors Supported:

68360A 241-pin PGA and 240-pin PQFP (requires one additional adapter, HP E5317A).

## Maximum Clock Speed:

33 MHz .

## Signal Line Loading:

25 pF in parallel with $100 \mathrm{k} \Omega$ to Vss for AS, DS, and CLK 01.
25 pF in parallel with $10 \mathrm{k} \Omega$ to Vdd for FREEZE, BCLRO, RMC, TRIS, MODCK1, and MODCK 0.
15 pF in parallel with $100 \mathrm{k} \Omega$ to Vss for all others.

## Target Signal Timing:

Adjustable from 3.5 ns setup/0 s hold to 0 s setup/ 3.5 ns hold.

## Microprocessor Operations Displayed:

All cycles with AS asserted.
All cycles with DS asserted.
All show cycles (address and data).

## Additional Capabilities:

The logic analyzer captures all bus cycles, including prefetches. Unexecuted prefetches are marked with a hyphen (-) or question mark (?).

For more information, call your local HP sales office listed in your telephone directory, or an HP regional office listed below for the location of your nearest sales office.

## United States:

Hewlett-Packard Company
Test and Measurement Organization
5301 Stevens Creek BIvd.
Bldg. 51L-SC
Santa Clara, CA 95052-8059
18004524844

## Canada:

Hewlett-Packard Canada Ltd.
5150 Spectrum Way
Mississauga, Ontario
L4W 5G1
(905) 2064725

## E urope:

Hewlett-Packard
European Marketing Centre
P.O. Box 999

1180 AZ Amstelveen
The Netherlands
J apan:
Yokogawa-Hewlett-Packard Ltd.
Measurement Assistance Center
9-1, Takakura-Cho, Hachioji-Shi,
Tokyo 192, J apan
(81) 426480722

Latin America:
Hewlett-Packard
Latin American Region Headquarters
5200 Blue Lagoon Drive
9th Floor
Miami, Florida 33126
U.S.A.
(305) 267 4245/4220

## Australia/New Zealand:

Hewlett-Packard Australia Ltd.
31-41 J oseph Street
Blackburn, Victoria 3130
Australia
Melbourne Caller 2722555
(008) 131347

Asia Pacific:
Hewlett-Packard Asia Pacific Ltd. 17-21/F Shell Tower, Time Square, 1 Matherson Street, Causeway Bay, Hong Kong
(852) 5997070

Technical information in this document is subject to change without notice.
$\underset{5962-8038 \text { E }}{\text { Printed in U.S.A. }} \quad 1 / 95$

